인천전자마이스터고 전자회로설계과
end
end
// 1/10분주 회로
always @(posedge clk, negedge reset)
begin
if(!reset)
begin
clk_div <= 0;
clk_div_cnt<=0;
end
else
begin
if(clk_div_cnt>=5400000)
begin
clk_div <= 1;
clk_div_cnt <= 0;
end
else
begin
clk_div_cnt <= clk_div_cnt+1;
clk_div <= 0;
end
end
end
- 494 -