Page 558 - 3-2

8. 소프트웨어 작성하기

<FPGA>
---------------------------------PROJECT 모듈 구조적
module project(clk,rst,sensor,led,lamp,door,sw,motor,rxd,Light,fan); //,fail_flag ,tx_out
input clk,rst,sw,rxd;
input [8:0]sensor;

output [1:0]door;
output [8:0]led;
output [3:0]lamp;
output [1:0]motor;
output [1:0]Light;
output [1:0]fan;
//output tx_out;
//output fail_flag;
wire [8:0]sensor_flag;
wire B_D;
wire fail_flag;
//wire B_D_flag;

sw_debouncing u0(clk, rst, sensor[0], sensor_flag[0]);
sw_debouncing u1(clk, rst, sensor[1], sensor_flag[1]);
sw_debouncing u2(clk, rst, sensor[2], sensor_flag[2]);
sw_debouncing u3(clk, rst, sensor[3], sensor_flag[3]);
sw_debouncing u4(clk, rst, sensor[4], sensor_flag[4]);
sw_debouncing u5(clk, rst, sensor[5], sensor_flag[5]);
sw_debouncing u6(clk, rst, sensor[6], sensor_flag[6]);
sw_debouncing u7(clk, rst, sensor[7], sensor_flag[7]);
sw_debouncing u8(clk, rst, sensor[8], sensor_flag[8]);

IR u9(clk,rst,led,sensor_flag,lamp,door,sw,B_D,motor); //,B_D_flag,fail_flag

//motor u10(clk,reset,motor,door);

uart_rx1 u10(.clk(clk),.reset(rst),.rxd(rxd),.tx_out(),.microsw(
),.Light(Light),.fan(fan),.B_D(B_D));//,.fail_flag(fail_flag)

endmodule

---------------------------------IR 모듈 하위모듈( )
module IR(clk,reset,led,sensor_flag,lamp,door,sw,B_D,motor);//B_D_flag ,fail_flag

input clk,reset,sw,B_D;

- 558 -